NI PXI/PCI-6551/6552 Specifications

50/100 MHz Digital Waveform Generator/Analyzer

このドキュメントには、日本語ページも含まれています。

This document provides the specifications for the NI PXI/PCI-6551 (NI 6551) and the NI PXI/PCI-6552 (NI 6552).

Typical values are representative of an average unit operating at room temperature. Specifications are subject to change without notice. For the most recent NI 6551/6552 specifications, visit ni.com/manuals.

To access the NI 6551/6552 documentation, including the *NI Digital Waveform Generator/Analyzer Getting Started Guide*, which contains functional descriptions of the NI 6551/6552 signals, navigate to **Start» Programs»National Instruments»NI-HSDIO»Documentation**.



Hot Surface If the NI 6551/6552 has been in use, it may exceed safe handling temperatures and cause burns. Allow time to cool before removing it from the chassis.



Note All values were obtained using a 1 meter cable (SHC68-C68-D4 recommended). Performance specifications are not guaranteed when using longer cables.



Contents

Channel Specifications	3
Generation Channels (Data, DDC CLK OUT, and PFI <03>)	4
Acquisition Channels (Data, STROBE, and PFI <03>)	5
Hardware Comparison	6
Timing Specifications	7
Sample Clock	7
Generation Timing (Data, DDC CLK OUT,	
and PFI <03> Channels)	8
Acquisition Timing (Data, STROBE, and PFI <03> Channels).	10
CLK IN (SMB Jack Connector)	13
STROBE (DDC Connector)	15
PXI_STAR (PXI Backplane—PXI only)	15
CLK OUT (SMB Jack Connector)	
DDC CLK OUT (DDC Connector)	16
Reference Clock (PLL)	17
Waveform Characteristics	17
Memory and Scripting	17
Triggers (Inputs to the NI 6551/6552)	20
Events (Output from the NI 6551/6552)	22
Calibration	23
Power	23
Software Specifications	24
Environment	
Safety, Electromagnetic Compatibility, and CE Compliance	26
Physical Specifications	28

Channel Specifications

Specification	Value	Comments
Number of data channels	20	_
Direction control of data channels	Per channel, per cycle, bidirectional	_
Number of programmable function interface (PFI) channels	4	Refer to the Waveform Characteristics section for more details.
Direction control of PFI channels	Per channel	_
Number of clock terminals	3 input 2 output	Refer to the <i>Timing Specifications</i> section for more details.

Generation Channels (Data, DDC CLK OUT, and PFI <0..3>)

Specification	Value	Comments
Generation voltage range	-2.0 V to 5.5 V	Into 1 MΩ
Generation signal type	Single-ended	
Number of programmable voltage levels	1 voltage low level 1 voltage high level Note: While you can only set one voltage low level and one voltage high level for all generation channels, you can set a different voltage low level and voltage high level for all acquisition channels. You can also set the channels to the high-impedance state (tristate).	For all data, CLK OUT (Sample clock only), and PFI channels
Generation voltage range restrictions	-0.5 V to 5.5 V (up to 50 MHz clock rate) -2.0 V to 3.7 V (up to 50 MHz clock rate) -0.5 V to 3.7 V (50 MHz to 100 MHz clock rate; NI 6552 only)	Into 1 MΩ
Generation voltage swing	400 mV to 6 V (up to 50 MHz clock rate) 400 mV to 4.2 V (50 MHz to 100 MHz clock rate; NI 6552 only)	Into 1 MΩ
Generation voltage level resolution	10 mV	Into 1 MΩ
DC generation voltage level accuracy	±20 mV	Into 1 MΩ; does not include system crosstalk
Output impedance	50Ω nominal	At 25 °C
Output impedance temperature coefficient	0.2 Ω/°C	Typical
Maximum DC drive strength	±50 mA maximum per channel ±600 mA maximum for all data, clock, and PFI channels	_

Specification	Value		Comments
Data channel driver enable/disable control	Per channel per cycle		_
Channel power-on state	Module Assemblies Labeled A and B Module Assemblies Labeled C and Later		_
	Drivers disabled, $10 \text{ k}\Omega$ input impedance	Drivers disabled, $50 \text{ k}\Omega$ input impedance	
Output protection	The device can indefinitely sustain a short to any voltage in the generation voltage range.		_

Acquisition Channels (Data, STROBE, and PFI <0..3>)

Specification	Value	Comments
Number of voltage comparators per channel	2	_
Acquisition voltage range	-2.0 V to 5.5 V	_
Number of programmable acquisition thresholds	1 voltage low threshold 1 voltage high threshold Note: While you can set only one voltage low level and one voltage high level for all acquisition channels, you can set a different voltage low level and voltage high level for all generation channels. You can also set the channels to the high-impedance state (tristate).	For all data, STROBE, and PFI channels
Minimum detectable voltage swing	50 mV	$10 \text{ k}\Omega$ input impedance, measured with 50% duty cycle input signal
Acquisition voltage threshold resolution	10 mV	10 kΩ input impedance

Specification	Value		Comments
DC acquisition voltage threshold accuracy	±30 mV		10 kΩ input impedance, does not include system crosstalk
Input impedance	Module Assemblies Labeled A and B	Module Assemblies Labeled C and Later	Software- selectable per channel when powered on and within valid voltage range.
	50Ω nominal or $10 k\Omega$ (default)	50Ω nominal or $50 k\Omega$ (default)	
Input protection	-2.3 V to 6.8 V		Diode clamps in the design may provide additional protection outside this range.

Hardware Comparison

Specification	Value	Comments
Error FIFO depth	4,094	For information about fetching error data, refer to the NI Digital Waveform Generator/ Analyzer Help.
Number of repeated errors	255	_
Speed (maximum)	NI 6551: 50 MHz NI 6552: 100 MHz	_

Timing Specifications

Sample Clock

Specification	Value	Comments
Sample clock sources	On Board Clock (internal voltage-controlled crystal oscillator (VCXO) with divider) CLK IN (SMB jack connector) PXI_STAR (PXI backplane—PXI only) STROBE (DDC connector; acquisition only)	_
On Board Clock frequency range	NI 6551: 48 Hz to 50 MHz Configurable to 200 MHz/ N , where $4 \le N \le 4,194,304$ NI 6552: 48 Hz to 100 MHz Configurable to 200 MHz/ N , where $2 \le N \le 4,194,304$	_
CLK IN frequency range	NI 6551: 20 kHz to 50 MHz NI 6552: 20 kHz to 100 MHz	Refer to the CLK IN (SMB Jack Connector) section for restrictions based on waveform type.
PXI_STAR frequency range (PXI only)	NI 6551: 48 Hz to 50 MHz NI 6552: 48 Hz to 100 MHz	Refer to the PXI_STAR (PXI Backplane—PXI only) section.
STROBE frequency range	NI 6551: 48 Hz to 50 MHz NI 6552: 48 Hz to 100 MHz	Refer to the STROBE (DDC Connector) section.
Sample clock relative delay adjustment	0.0 to 1.0 Sample clock periods	You can apply a delay or phase adjustment to the
Sample clock relative delay adjustment resolution	10 ps	On Board Clock to align multiple devices.

Specification	Va	lue	Comments
Exported Sample clock destinations	DDC CLK OUT (DDC connector) CLK OUT (SMB jack connector)		Sample clocks with sources other than STROBE can be exported.
Exported Sample clock delay range (δ_C)	0.0 to 1.0 Sample clock periods		For clock frequencies ≥25 MHz
	1/256 of Sample clock period		For clock frequencies ≥25 MHz
Exported	Period Jitter	Cycle-to-Cycle Jitter	Typical; using
Sample clock jitter	20 ps _{rms}	35 ps _{rms}	On Board Clock

Generation Timing (Data, DDC CLK OUT, and PFI <0..3> Channels)

Specification	Value		Comments
Data	Typical	Maximum	Across all
channel-to- channel skew	±300 ps	±900 ps	channels
Maximum data	NI 6551 : 25 MHz		_
channel toggle rate	NI 6552 : 50 MHz		
Data formats	Non-return to zero (NRZ)		_
Data position modes	Sample Clock Rising Edge, Sample Clock Falling Edge, or Delay from Sample Clock Rising Edge		Per channel
Generation data delay range (δ_G)	0.0 to 1.0 Sample clock periods		Supported for clock frequencies ≥25 MHz
$\begin{array}{c} \text{Generation} \\ \text{data delay} \\ \text{resolution } (\delta_G) \end{array}$	1/256 of Sample clock period		Supported for clock frequencies ≥25 MHz




Figure 1. Eye Diagram¹

Specification	Value		Comments
Rise time	Into 50 Ω	Into 1 MΩ	20% to 80%,
(0 V to 3.3 V swing)	2.25 ns	2.75 ns into 475 pF test system capacitance	typical
Fall time (0 V to 3.3 V swing)	2.25 ns	2.75 ns into 475 pF test system capacitance	20% to 80%, typical
Exported Sample clock offset (t _{CO})	0 ns or 2.5 ns (default)		Software- selectable
Time delay from Sample clock (internal) to DDC connector (t _{SCDDC})	32.5 ns		Typical

 $^{^1\,}$ This eye diagram was captured on DIO 0 (100 MHz clock rate) at 3.3 V at room temperature into 50 Ω termination.




Figure 2. Generation Timing Diagram

Acquisition Timing (Data, STROBE, and PFI <0..3> Channels)

Specification	Value		Comments
Data	Typical	Maximum	Across all
channel-to- channel skew	±400 ps	±900 ps	channels
Minimum detectable pulse width	4 ns		Required at both acquisition voltage thresholds

Specification	Value	Comments
Set-up time to STROBE (t _{SUS})	2.3 ns	Maximum; includes maximum data channel-to- channel skew
Hold time to STROBE (t _{HS})	1.9 ns	Maximum; includes maximum data channel-to- channel skew
Time delay from DDC connector to internal Sample clock (t _{DDCSC})	27.5 ns	Typical
Set-up time to Sample clock (t _{SUSC})	0.4 ns	Does not include data channel-to-channel skew, t _{DDCSC} , or t _{SCDDC}
Hold time to Sample clock (t _{HSC})	0 ns	Does not include data channel-to-channel skew, t _{DDCSC} , or t _{SCDDC}
Data position modes	Sample Clock Rising Edge, Sample Clock Falling Edge, or Delay from Sample Clock Rising Edge	Per channel
Acquisition data delay range (δ_A)	0.0 to 1.0 Sample clock periods	For clock frequencies ≥25 MHz
Acquisition data delay resolution (δ_A)	1/256 of Sample clock period	For clock frequencies ≥25 MHz




Figure 3. Acquisition Timing Diagram



Note Provided set-up and hold times account for maximum channel-to-channel skew and jitter.




Figure 4. Acquisition Timing Diagram Using STROBE as the Sample Clock

CLK IN (SMB Jack Connector)

Specification	Value	Comments
Direction	Input into device	_
Destinations	Reference clock (for the phase lock loop (PLL)) Sample clock	_
Input coupling	AC	_
Input protection	±10 VDC	_
Input impedance	50 Ω (default) or 1 kΩ	Software- selectable
Minimum detectable pulse width	4 ns	Required at V _{rms} mean
Clock requirements	Clock must be continuous and free-running	_

Specification		Value			
As Sample clock					
External Sample		Square V	Vaves		
clock requirements	Voltage range	0.65 V _{pp} to 5.0 V _{pp}			
	Frequency	NI 6551: 20	kHz to 50 M	Hz	
	range	NI 6552: 20	kHz to 100 N	ИHz	
	Duty cycle range	$f < 50 \text{ MHz}$: 25% to 75% $f \ge 50 \text{ MHz}$: 40% to 60%			
		Sine W	aves		
	Voltage range	0.65 V _{pp} to 5.0 V _{pp}	1.0 V _{pp} to 5.0 V _{pp}	2.0 V _{pp} to 5.0 V _{pp}	
	Frequency range	NI 6551: 5.5 MHz to 50 MHz	NI 6551: 3.5 MHz to 50 MHz	NI 6551: 1.8 MHz to 50 MHz	_
		NI 6552: 5.5 MHz to 100 MHz	NI 6552: 3.5 MHz to 100 MHz	NI 6552: 1.8 MHz to 100 MHz	_
As Reference Cloc	ek				
Reference clock frequency range	10 MHz ± 50 ppm —			_	
Reference clock voltage range	$0.65~\mathrm{V_{pp}}$ to $5.0~\mathrm{V_{pp}}$			_	
Reference clock duty cycle	25% to 75%				_

STROBE (DDC Connector)

Specification	Va	Comments	
Direction	Input into device		_
Destinations	Sample clock (acquisition only	7)	_
STROBE	NI 6551 : 48 Hz to 50 MHz		_
frequency range	NI 6552 : 48 Hz to 100 MHz		
STROBE duty	NI 6551 : 25% to 75%		At the
cycle range	NI 6552:		programmed thresholds
	$f \le 50 \text{ MHz: } 25\% \text{ to } 75\%$ f > 50 MHz: 40% to 60%	tin esnoras	
Minimum detectable pulse width	4 ns	Required at both acquisition voltage thresholds	
Voltage thresholds	Refer to the Acquisition Timing and PFI <03> Channels) spe Specifications section.	_	
Clock requirements	Clock must be continuous and	_	
Input impedance	Module Assemblies Labeled A and B	Module Assemblies Labeled C and Later	Software- selectable
	$50~\Omega$ or $10~k\Omega$ (default)	50Ω or $50 k\Omega$ (default)	

PXI_STAR (PXI Backplane—PXI only)

Specification	Value	Comments
Direction	Input into device	_
Destinations	 Sample clock Start trigger Reference trigger (acquisition sessions only) Advance trigger (acquisition sessions only) Pause trigger (generation sessions only) Script trigger (generation sessions only) 	_

Specification	Value	Comments
PXI_STAR frequency range	NI 6551 : 48 Hz to 50 MHz NI 6552 : 48 Hz to 100 MHz	_
Clock requirements	Clock must be continuous and free-running.	_

CLK OUT (SMB Jack Connector)

Specification	Value	Comments
Direction	Output from device	_
Sources	Sample clock (excluding STROBE) Reference clock (PLL)	_
Output impedance	50 Ω nominal	_
As Sample Cloc	k	
Electrical characteristics	Refer to the <i>Generation Channels (Data, DDC CLK OUT, and PFI <03>)</i> specifications in the <i>Channel Specifications</i> section.	_
As Reference Clock		
Maximum drive current	24 mA	
Logic type	3.3 V CMOS	_

DDC CLK OUT (DDC Connector)

Specification	Value	Comments
Direction	Output from device	_
Sources	Sample clock	STROBE cannot be routed to DDC CLK OUT
Electrical characteristics	Refer to the <i>Generation Timing (Data, DDC CLK OUT, and PFI <03> Channels)</i> specifications in the <i>Channel Specifications</i> section.	_

Reference Clock (PLL)

Specification	Value	Comments
Reference clock sources	 PXI_CLK10 (PXI backplane—PXI only) RTSI 7 (RTSI bus—PCI only) CLK IN (SMB jack connector) None (On Board Clock not locked to a reference) 	Provides the reference frequency for the PLL
Lock time	400 ms	Typical
Reference clock frequencies	10 MHz ± 50 ppm	_
Reference clock duty cycle	25% to 75%	_
Reference clock destinations	CLK OUT (SMB jack connector)	_

Waveform Characteristics

Memory and Scripting

Specification	Value			Comments
Memory architecture	The NI 6551/6552 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters such as number of script instructions, maximum number of waveforms in memory, and number of samples (S) available for waveform storage are flexible and user-defined.			Refer to the NI Digital Waveform Generator/ Analyzer Help for more information.
Onboard memory size	1 Mbit/channel for generation sessions 1 Mbit/channel for acquisition sessions	8 Mbit/channel for generation sessions 8 Mbit/channel for acquisition sessions	64 Mbit/channel for generation sessions 64 Mbit/channel for acquisition sessions	Maximum limit for generation sessions assumes no scripting instructions.

Specification			Comments	
Generation modes	Single-waveform mode: Generate a single waveform once, <i>N</i> times, or continuously. Scripted mode: Generate a simple or complex sequence of waveforms. Use scripts to describe the waveforms to be generated, the order in which the waveforms are generated, how many times the waveforms are generated, and how the device responds to Script triggers.			
Generation		Samp	le Rate	Sample rate
minimum waveform size	Configuration	100 MHz (NI 6552 only)	50 MHz	dependent. Increasing sample rate
	Finite waveform	2 S	2 S	increases minimum
	Continuous waveform	32 S	16 S	waveform size requirement.
	Stepped triggered script	128 S	64 S	For information about these
	Burst triggered script	512 S	256 S	configurations, refer to the Common Scripting Use Cases topic in the NI Digital Waveform Generator/ Analyzer Help.
Generation finite repeat count	1 to 16,777,216			_
Generation waveform quantum	Waveform size must be an integer multiple of 2 S.			Regardless of waveform size, NI-HSDIO allocates waveforms into block sizes of 32 S of physical memory.

Specification	Value	Comments
Acquisition minimum record size	1 S	_
Acquisition record quantum	1 record	_
Acquisition maximum number of records	2,147,483,647	
Acquisition number of pre-Reference trigger samples	0 up to full record	
Acquisition number of post- Reference trigger samples	0 up to full record	_

Triggers (Inputs to the NI 6551/6552)

Specification		Va	lues		Comments
Trigger types	1. Start trigger				_
	2. Pause trigger				
	3. Script trigger (generation sessions only)				
	4. Reference trigger (acquisition sessions only)				
	5. Advance trigger	r (acquisiti	on session	ns only)	
Sources	1. PFI 0 (SMB jac	k connecto	or)		_
	2. PFI <13> (DD	C connect	or)		
	3. PXI_TRIG<07 RTSI <07> (R		-	-PXI only)/	
	4. PXI_STAR (PX		• /	nly)	
	5. Pattern match (a	•		•	
	6. Software (user t	-			
	7. Disabled (do no		<i></i>		
Trigger	1. Start trigger (ed	ge detection	on: rising	or falling)	_
detection	2. Pause trigger (le	evel detect	ion: high o	or low)	
	3. Script trigger < level detection:			: rising or falling;	
	4. Reference trigg	er (edge de	etection: ri	sing or falling)	
	5. Advance trigger	r (edge det	ection: ris	ing or falling)	
Minimum	Generation Tri	iggers	Acqu	uisition Triggers	_
required trigger pulse width	30 ns		-	ion triggers must -up and hold time nents.	
Trigger rearm time	Start to Reference Trigger	Start to Reference to Advance Reference Trigger Trigger		_	
	57 S, typical; 64 S maximum	138 S, ty 143 S, m	-	132 S, typical; 153 S, maximum	

Specification	Va	llues	Comments
Destinations	1. PFI 0 (SMB jack connectors) 2. PFI <13> (DDC connector) 3. PXI_TRIG<07> (PXI backplane—PXI only)/ RTSI <07> (RTSI bus—PCI only)		Each trigger can be routed to any destination except the Pause trigger. The Pause trigger cannot be exported for acquisition sessions.
Delay from	Generation Sessions	Acquisition Sessions	_
Pause trigger to Paused state	32 Sample clock periods + 150 ns	Synchronous to the data	Use the Data Active event during generation to determine when the NI 6551/6552 enters the Pause state.
Delay from trigger to digital data output	32 Sample clock periods + 160 ns		_

Events (Output from the NI 6551/6552)

Specification	Value	Comments
Event type	 Marker <03> (generation sessions only) Data Active event (generation sessions only) Ready for Start event Ready for Advance event (acquisition sessions only) End of Record event (acquisition sessions only) Sample Error event (hardware comparison sessions only) Delayed Data Active event (hardware comparison sessions only) 	_
Destinations	 PFI 0 (SMB jack connectors) PFI <13> (DDC connector) PXI_TRIG<07> (PXI backplane—PXI only)/ RTSI <07> (RTSI bus—PCI only) 	Each event, except the Data Active event, can be routed to any destination. The Data Active event can only be routed to PFI channels.
Marker time resolution (placement)	Markers must be placed at an integer multiple of 2 S	_

Calibration

Specification	Value	Comments
Interval for external calibration	2 years	_
Warm-up time	15 minutes	_
Onboard calibra	ation voltage reference	
Temperature coefficient	±5 ppm/°C	_
Long-term stability	90 ppm/√kHr	Typical
On Board Clock	c characteristics (only valid when PLL reference source is	set to None)
Frequency accuracy	±100 ppm	Typical
Temperature stability	±30 ppm	Typical
Aging	±5 ppm first year	Typical

Power

Value				
Specification	Typical	Maximum		Comments
		PXI	PCI	
+3.3 VDC	2.0 A	2.0 A	2.0 A	_
+5 VDC	1.8 A	2.3 A	2.4 A	_
+12 VDC	0.3 A	0.5 A	0.5 A	_
-12 VDC	0.2 A	0.2 A	0.2 A	_
Total power	21.6 W	26.5 W	27.0 W	_

Software Specifications

Specification	Value	Comments
Driver software	NI-HSDIO driver software. NI-HSDIO allows you to configure, control, and calibrate the NI 6551/6552. NI-HSDIO provides application interfaces for many development environments. NI-HSDIO follows IVI API guidelines.	_
Application software	NI-HSDIO provides programming interfaces for the following application development environments (ADEs): • National Instruments LabVIEW • National Instruments LabWindows™/CVI™ • Microsoft Visual C/C++	Refer to the NI-HSDIO Instrument Driver Readme for more information about supported ADE versions.
Test panel	National Instruments Measurement & Automation Explorer (MAX) provides test panels with basic acquisition and generation functionality for the NI 6551/6552. MAX is included on the NI-HSDIO driver DVD.	_

Environment



Note To ensure that the NI 6551/6552 cools effectively, follow the guidelines in the *Maintain Forced Air Cooling Note to Users* included with the device. The NI 6551/6552 is intended for indoor use only.

Specification	Va	Comments	
Operating	PXI	PCI	
temperature	0 °C to +55 °C in all NI PXI chassis except the following: 0 °C to +45 °C when installed in an NI PXI-1000/B and NI PXI-101x chassis (Meets IEC-60068-2-1 and IEC-60068-2-2.)	0 °C to +45 °C	
Storage temperature	−20 °C to 70 °C		_

Specification	Value	Comments
Operating relative humidity	10% to 90% relative humidly, noncondensing (Meets IEC-60068-2-56.)	_
Storage relative humidity	5% to 95% relative humidity, noncondensing (Meets IEC-60068-2-56.)	_
Operating shock	30 g, half-sine, 11 ms pulse (Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	PXI only
Storage shock	50 g, half-size, 11 ms pulse (Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	PXI only
Operating vibration	5 Hz to 500 Hz, 0.31 g _{rms} (Meets IEC-60068-2-64.)	PXI only
Storage vibration	5 Hz to 500 Hz, 2.46 g _{rms} (Meets 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.)	PXI only
Altitude	0 m to 2,000 m above sea level (at 25 °C ambient temperature)	_
Pollution Degree	2	_

Safety, Electromagnetic Compatibility, and CE Compliance

Specification	Value	Comments
Safety	The NI 6551/6552 meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use: • IEC 61010-1, EN 61010-1 • UL 61010-1, CSA 61010-1	For UL and other safety certifications, refer to the product label or visit ni.com/certification, search by model number or product line, and click the appropriate link in the <i>Certification</i> column.
Electromagnetic Compatibility	The NI 6551/6552 meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:	
	EN 61326-1 (IEC 61326-1): Class A emissions, Basic immunity	
	• EN 55011 (CISPR 11): Group 1, Class A emissions	
	AS/NZS CISPR 11: Group 1, Class A emissions	
	FCC 47 CFR Part 15B: Class A emissions	
	ICES-001: Class A emissions	
	For the standards applied to assess the EMC of this product, refer to the <i>Online Product Certification</i> section of this document.	
	To meet EMC compliance the following cautions apply:	
	Caution The SHC68-C68-D4 or SHC68-C68-D2 shielded cables must be used when operating the NI 6551/6552.	
	Caution EMI filler panels (NI P/N 778700-01) must be installed in all empty slots of the NI 6551/6552.	

CE Compliance	This product meets the essential requirements of applicable European Directives, as amended for CE marking, as follows:	C€
	• 2006/95/EC; Low-Voltage Directive (safety)	
	2004/108/EC; Electromagnetic Compatibility Directive (EMC)	
Online Product Certification	Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the <i>Certification</i> column.	_
Environmental Management	NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.	_
	For additional environmental information, refer to the NI and the Environment Web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document	
Waste Electrical and Electronic Equipment (WEEE)	EU Customers: At the end of the product life cycle, all products <i>must</i> be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives and compliance with WEEE Directive 2002/96/EC on Waste Electrical and Electronic Equipment, visit ni.com/environment/weee.	R

电子信息产品污染控制管理办法 (中国 RoHS)



中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。 关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs_china。 (For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Physical Specifications

Specification	Va	lue	Comments
Dimensions	PXI	PCI	
	18.6 cm × 13.1 cm (7.32 in. × 5.16 in.) Single 3U CompactPCI slot; PXI compatible	12.6 cm × 35.5 cm (4.95 in. × 13.9 in.)	_
Weight	375 g (13.2 oz)		_
Front Panel Con	nnectors		
Label	Function(s)	Connector Type	_
CLK IN	External Sample clock, external PLL reference input	SMB jack connector	_
PFI 0	Events, triggers	SMB jack connector	_
CLK OUT	Exported Sample clock, exported Reference clock	SMB jack connector	_
DIGITAL DATA & CONTROL	Digital data channels, exported Sample clock, STROBE, events, triggers	68-pin VHDCI connector	_

CVI, LabVIEW, National Instruments, NI, ni.com, the National Instruments corporate logo, and the Eagle logo are trademarks of National Instruments Corporation. Refer to the *Trademark Information* at ni.com/trademarks for other National Instruments trademarks. The mark LabWindows is used under a license from Microsoft Corporation. Windows is a registered trademark of Microsoft Corporation in the United States and other countries. Other product and company names mentioned herein are trademarks or their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: **Help»Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents.