


Agilent E2960B Series for PCI EXPRESS® 2.0

Data Sheet
Version 2.2

Fastest Time to Insight

The most integrated and comprehensive
PCI Express® x1 through x16 test solution,
with superior probing



Agilent Technologies

Table of Contents

- Overview 2
- E2960B Key Features 2
- System Architecture Overview 3
- Typical Configurations 4
- PCI Express Gen 2 Ready Program ... 5
- Overview 6
- N5306A Analyzer 8
- N5322A Extended Interface Module 10
- N5309A Exerciser, Protocol Test Card 2.0 and Compliance Tests 11
- N5323A Jammer 16
- N4241A/2A/3A Mid-bus Probe 18
- N5328A Half Size Mid-bus Probe 20
- N4241F Flying Lead Probe 22
- N5315A Slot Interposer Probe 24
- N5316A Passive Backplane 26
- N5313A P2L Gateway Cable 28
- N5319A P2L Gateway Cable with Flag Support 29
- Related Products 30
- Related Agilent Literature 31
- Ordering Information 32
- Product Web Site Back cover
- Sales and Service Back cover

Overview

The E2960B Series is the industry’s most complete and integrated test system with x1 through x16 protocol analyzer, exerciser, compliance test packages and an array of probing solutions to meet test needs.

- The non-intrusive analyzer provides an authentic system view with genuine and unaltered signal characteristics.
- The exerciser provides thorough testing of the link from x1 to x16, with an automated LTSSM exerciser and predefined compliance test to expedite test cycles.
- The protocol to logic gateway (P2L gateway) for correlation with the Agilent logic analyzers, enabling broad visibility into all parts of the system.
- Integrated solution for stimulus (exerciser) and response (analyzer) enables detailed observation and full understanding of the DUT’s behavior.

These capabilities provide our customers with the fastest time to insight. Leaving more time for design debug, and bringing products to market quickly.





Figure 1.

E2960B Key Features

- Reliable traffic capture and analysis.
- Fastest lock times in the industry, 11 FTS typical, for effective active state power management (ASPM) testing.
- Easy flow and context sensitive display for clear protocol viewing.
- Sophisticated triggering, search, and filtering capabilities.
- Includes unique logic capabilities such as lane view, fast ASPM sync time, and trigger on ordered set.
- Comprehensive probing capabilities, including Mid-bus 2.0, Flying Lead 2.0 and slot interposer probes.
- Unique LTSSM testing using pre-configured tests.
- Innovative jammer tool to simplify error injection and disruptive tests.
- PTC 2.0, compliance tests for PCI Express Gen1 and Gen2 on the same test card.
- Upgradable hardware model, can be used for PTC 2.0 or upgraded to the compliance assured test package with 170 PCI-SIG recommended additional tests, or to full exerciser capabilities.
- Cross triggering between logic analyzer and protocol analyzer.
- Ping-pong triggering with flags is supported.
- Strong integration between exerciser and analyzer allows the analyzer to capture only the key segments of the device behavior.
- Replay traffic in the exerciser recorded with the protocol analyzer.
- Consistent use model between both stimulus and response to minimize learning curve.

System Architecture Overview



- 1 PC controller to manage and interact with the system. Multiple connection options for the controller:
 - 100 Mbps ethernet LAN directly from PC controller to chassis
 - USB to LAN dongle available for USB connectivity to PC
- 2 Chassis (2 slot or 4 slot available)
- 3 N5306A protocol analyzer module controlled via LAN or USB 2.0 link from the PC controller
- 4 N5316A test backplane, allows testing of end points without vendor system
- 5 N5309A exerciser module controlled via LAN or USB 2.0 link from the PC controller
- 6 N5315A slot interposer probe

Figure 2. E2960B protocol analyzer

Platform continuity	<ul style="list-style-type: none"> The Agilent E2960B Series is based on the existing N2X platform making the E2960A Chassis and probes usable again for PCIe™ 2.0. The complete software; including the GUI, is the same for both series of products, so customers can protect their investment and leverage their existing know-how to start PCIe 2.0 testing immediately. The E2960B Series APIs are compatible with existing E2960A (Gen 1) APIs, allowing scripts developed for Gen 1 to be reused in Gen2 testing.
Gen 2 Ready program	<ul style="list-style-type: none"> E2960B hardware used for PCI Express Gen 1 testing. Later, when your organization starts PCI Express Gen 2 testing, it is a simple license update to enable the same hardware for Gen 2 testing.
Unique logic and protocol functionality in a single solution	<ul style="list-style-type: none"> A fast and effective way to understand the data from the physical layer through to the transaction layer. This means instantaneous lane status information, both on the I/O module and in the GUI using the per lane LEDs. Per-lane view even prior to channel bonding completion – including 8b, 10b or K/D symbols. Two “Trigger-down-the-lane” patterns on selected lanes. Manual and automatic speed settings.
Test customization and automation with TCL or Windows® DCOM	<ul style="list-style-type: none"> Automates tedious testing. Repeats tests for subsequent product builds. Creates and automates your specific test procedure. Performs regression tests.



Figure 3.

From a lightweight portable system to large-scale validation environment

The E2960B Series is designed to be lightweight and portable, and take minimum space in your labs. However, if you need many analyzers or exercisers at once, the architecture is designed to support this. Multiple chassis can be connected together to form a large scale, time synchronized test system.

Typical Configurations

The E2960B Series supports two main types applications, exerciser and protocol analyzer.

The main characteristics of the exerciser application is to create stimulus to the device under test (DUT). If you are testing an add-in card, the exerciser can be programmed to emulate a root-complex. If you are doing root-complex testing, then the exerciser can be programmed to emulate an end device.


The exerciser application has programmable behaviors at the

physical, data link and transaction layer, to allow you to comprehensively validate the behavior of your DUT before releasing the product. You can program the behavior of the exerciser yourself, or you can purchase the compliance assured test package from Agilent, which includes over 170 fully automated tests to validate the correct behavior of your device.

If problems are uncovered during the testing, then protocol analyzers are used to further debug and troubleshoot the issue at hand.


One of the key challenges of doing debugging in PCI Express Gen 2 is access to the signals. The E2960B Series analyzers address this challenge by providing a full array of probing solutions, mid-bus probes, slot interposer probes, and flying lead probes, to meet your test needs.

The E2960B Series protocol analyzers also include sophisticated features such as state-based triggering, easy-flow, context sensitive columns to help you gain insight faster.



Exerciser sample configuration

Test cards	
N5309A-E04	Exerciser and LTSSM Board x4 for PCIe 5 Gb/s
Test backplane	
N5316A	Test backplane
Software	
N5309A-EX2	Exerciser SW license exerciser and LTSSM at 5 Gb/s
N5309A-COM	Exerciser SW license compliance assured test package - including over 170 additional PCI-SIG recommended compliance tests
N5309A-PTC	Exerciser SW license for PTC (free with exerciser purchase) - includes the 13 PCI-SIG required compliance tests



Analyzer sample configuration

Chassis	
N5540A	2 slot chassis
Test cards	
N5306A	Analyzer module for PCIe 5 Gb/s
Software	
N5306A-A04	Analyzer SW license x4 for PCIe 5 Gb/s
Probes	
N5315A-A04	Slot interposer x4 for PCIe 5 Gb/s

Figure 4. Analyzer and exerciser sample configurations

PCI Express Gen 2 Ready Program

As the industry starts validating PCI Express Gen 2 designs, many discussions are underway to decide whether to continue investment in test equipment for PCI Express Gen 1 or to shift the investment to Gen 2. The Gen 2 Ready program has been created to make this decision

easier. The Gen 2 Ready program is investment protection of your current test tool investments. Independent of the required lane width, x1 to x16, the Agilent E2960B Series for the PCI Express 2.0 analyzer and exerciser is now available either at 2.5 Gb/s

or 5 Gb/s. You can use the E2960B today just for Gen 1 applications, and migrate to Gen 2 testing over time. The upgrade to Gen 2 functionality is fast and easy, with a software only update – no need for exchange, or swapping out hardware.


Analyzer link	Gen2 Ready configuration	Description	Upgrade to Gen2
x1	N5306A	Analyzer module for PCIe 5 Gb/s (requires 2 for x 16)	N5310U-U21
	N5306A-G01	Analyzer SW license x4 for PCIe 2.5 Gb/s	Upgrade x1 from Gen2 Ready to Gen2
	N5315A-A01	Slot interposer x1 for PCIe 5 Gb/s	
	N5540A	N2X 2-slot portable chassis	
x4	N5306A	Analyzer module for PCIe 5 Gb/s (requires 2 for x 16)	
	N5306A-G04	Analyzer SW license x4 for PCIe 2.5 Gb/s	Upgrade x4 from Gen2 Ready to Gen2
	N5315A-A04	Slot interposer x4 for PCIe 5 Gb/s	
	N5540A	N2X 2-slot portable chassis	
x8	N5306A	Analyzer module for PCIe 5 Gb/s (requires 2 for x 16)	
	N5306A-G08	Analyzer SW license x8 for PCIe 2.5 Gb/s	Upgrade x8 from Gen2 Ready to Gen2
	N5315A-A08	Slot interposer x8 for PCIe 5 Gb/s	
	N5540A	N2X 2-slot portable chassis	
x16	N5306A	Analyzer module for PCIe 5 Gb/s (requires 2 for x 16)	
	N5306A	Analyzer module for PCIe 5 Gb/s (requires 2 for x 16)	Upgrade x16 from Gen2 Ready to Gen2
	N5306A-G16	Analyzer SW license x16 for PCIe 2.5 Gb/s	
	N5306A-G16	Analyzer SW license x16 for PCIe 2.5 Gb/s	
	N5315A-A16	Slot interposer x16 for PCIe 5 Gb/s	
	N5540A	N2X 2-slot portable chassis	

Exerciser link	Gen2 Ready configuration	Description	Upgrade to Gen2
x1	N5309A-E01	Half sized exerciser and LTSSM board x1 for PCIe 5 Gb/s	N5310U-E12
	N5309A-EX1	Exerciser SW license and LTSSM for PCIe 2.5 Gb/s	Upgrade from Gen2 Ready to Gen2
x4	N5309A-E04	Half sized exerciser and LTSSM board x4 for PCIe 5 Gb/s	N5310U-E12
	N5309A-EX1	Exerciser SW license and LTSSM for PCIe 2.5 Gb/s	Upgrade from Gen2 Ready to Gen2
x8	N5309A-E08	Half sized exerciser and LTSSM board x8 for PCIe 5 Gb/s	N5310U-E12
	N5309A-EX1	Exerciser SW license and LTSSM for PCIe 2.5 Gb/s	Upgrade from Gen2 Ready to Gen2
x16	N5309A-E16	Half sized exerciser and LTSSM board x16 for PCIe 5 Gb/s	N5310U-E12
	N5309A-EX1	Exerciser SW license and LTSSM for PCIe 2.5 Gb/s	Upgrade from Gen2 Ready to Gen2

Jammer link	Gen2 Ready configuration	Description	Upgrade to Gen2
x1	N5323A-J01	Jammer module x1 for PCIe 5 Gb/s	N5310U-J12
	N5323A-JM1	Jammer SW license: Jammer at 2.5 Gb/s	Upgrade from Gen2 Ready to Gen2
x4	N5323A-J04	Jammer module x4 for PCIe 5 Gb/s	N5310U-J12
	N5323A-JM1	Jammer SW license: Jammer at 2.5 Gb/s	Upgrade from Gen2 Ready to Gen2
x8	N5323A-J08	Jammer module x8 for PCIe 5 Gb/s	N5310U-J12
	N5323A-JM1	Jammer SW license: Jammer at 2.5 Gb/s	Upgrade from Gen2 Ready to Gen2

Overview

P r o t o c o l	Reliable traffic capture and analysis	System traffic is easy to understand with the x1 to x16 analyzer. <ul style="list-style-type: none">• 2.5 Gb/s and 5 Gb/s PCI Express traffic is reliably captured.• Advanced triggering capabilities reduce the time needed to detect difficult-to-find errors.• Reliable data capture even exiting L0s, with the industry's fastest lock time of 3 to 5 fast training sequences (typical).• It is fast and easy to understand the data through context-sensitive column analysis with easy flow views.• SR-IOV and MR-IOV decodes to support debug and analysis even for the latest specifications from PCI-SIG.
A n a l y z e r	Family of superior probing solutions to meet your application needs	The protocol analyzer has a full array of probing solutions, including mid-bus, slot interposer, and flying lead probes, from x1 to x16. <ul style="list-style-type: none">• Mid-bus and flying lead probes are designed with low capacitive loading to minimize signal distortion.• The slot interposer probe combines outstanding analog repeating technology with mechanical robustness, to allow probing where signal integrity is marginal.
P 2 L G a t e w a y	Full system viewing	Cross bus analysis is made possible using the P2L gateway. <ul style="list-style-type: none">• Multiple protocols can be monitored at the same time (e.g., PCI Express to DDR).• It provides time-correlated views between the logic analyzer view and the protocol analyzer view.• Cross triggering provided between the logic analyzer and protocol analyzer• Ping pong triggering between the logic analyzer and protocol analyzer through flags support.



Overview

S
t
i
m
u
l
u
s

S
o
l
u
t
i
o
n

A
p
p
r
o
a
c
h

<p>Fully validate the DUT (device under test)</p>	<p>The exerciser:</p> <ul style="list-style-type: none"> Emulates both root complex and endpoint to allow testing of any type of DUT for PCI Express 2.0. Uses the exerciser and test backplane to test the end point without a system. Automates testing with the built-in API interface. <p>The Jammer:</p> <ul style="list-style-type: none"> Validate the DUT and software under extreme conditions by creating corner cases and injecting inline errors. Inject errors into a real system with any OS and any driver and any application. Easy to setup, the Jammer is transparent to the PCI express hierarchy. Just insert it into a working system, and start testing.
<p>Thorough link testing</p>	<ul style="list-style-type: none"> Pre-defined LTSSM tests can help validate complex and hard to test state transition of the DUT's LTSSM. Easily validate new additions to the 2.0 specifications, including dynamic lane width changes, and link negotiations.
<p>Compliance testing</p>	<ul style="list-style-type: none"> Over 170 compliance test scripts (as defined by the PCI-SIG) quickly test for compliance to the PCI Express 2.0 specifications at the transaction, data link layers, as well as in the configuration space. The exerciser has an easy-to-use GUI; a single click to run all tests, or sub-section of test cases. Precise reports to clearly identify pass, fail, and warning results.
<p>Two in one solution for stimulus and response</p>	<ul style="list-style-type: none"> A single solution for stimulus (exerciser) and response (analyzer) enables a fully integrated overview, a detailed observation of the DUT's behavior, and a consistent look and feel across both the exerciser and analyzer. Integrated exerciser and analyzer allows easy record and replay; save a packet from the analyzer, and replay in the exerciser.



N5306A Analyzer

Features

Display	<ul style="list-style-type: none"> • Highly configurable GUI, based on a configurable tabular view • Color customization • Condensed data view using context sensitive columns • “Ping-pong” view of upstream/downstream data with easy flow • Easy navigation within captured trace • Traffic overview (post capture) • Per lane display, to show individual lane data • Multiple views of the packet decode for faster debugging; record decode view, single line decode view, payload view, lane view • Expand and collapse packets in order to view/hide full packet, with errors that are highlighted • Color-coded transaction types allow easy recognition of various types of traffic • Multiple markers with comment functionality • Display with time stamps, absolute timestamps, relative time stamps, and ability to configure any location as time zero • Multiple listings with independent layout • Transaction view with associated transaction metrics • Ability to dynamically track link width changes
Trigger	<ul style="list-style-type: none"> • Graphical trigger setup • Multi-state, multi-level trigger sequencer <ul style="list-style-type: none"> – Eight states – Two counters/timers – Four pattern terms – Internal, cross module arm in/out for including in trigger sequencer from another analyzer • External trigger in and out • Protocol error trigger • Multi-directional branching • Filtering (real time): <ul style="list-style-type: none"> – Idles – On a per-packet basis controlled by the trigger sequencer – Storage qualification • Filter conditions can be defined individually for each trigger sequencer state • Trigger on payload (up to 128 bits) • Trigger on a per-bit user specified training sequence ordered set
Search/filter	<ul style="list-style-type: none"> • Fast hardware based searching and filtering • Graphical search/filter setup with easy to configure drag and drop interface • Search/filter on protocol errors • Multiple parallel search/filter conditions <ul style="list-style-type: none"> – Up to 6 patterns at the same time • Extensive list of predefined patterns (TLP, DLLP, ordered sets, training sequences, protocol errors) • User definable data patterns
Traffic capture	<ul style="list-style-type: none"> • Supports capturing in x1, x2, x4, x8, x16 link width with 2.5 GT/s and 5 GT/s • Non-intrusive traffic capturing • Captures training sequences, ordered sets, data-link-layer packets and transaction-layer packets in both directions simultaneously • Supports data rates 2.5 GT/s and 5 GT/s (± 300 ppm) • Error detection • Disparity errors and invalid 10 b symbols in hardware • LCRC, symbol, disparity, EDB, framing, idle data malformed packet check (CRC error, invalid field contents, length mismatch) in software
Programming languages	<ul style="list-style-type: none"> • Windows DCOM API • Full API documentation
Other	<ul style="list-style-type: none"> • Record and replay analyzer to exerciser traffic • Timestamps with 8 ns resolution (absolute and relative) • Automatic lane polarity detection • 2 GB trace memory for x1 to x 8 analyzers; 4 GB trace memory for x16 analyzers • Latency measurements (using markers)

N5306A Analyzer Specifications

System

The N5306A analysis module is an I/O blade that fits into the N2X chassis (N5540A or N5541A). The software application that controls the N5306A module runs on a PC controller. For more details regarding the N2X chassis or PC controller, see the related products section of the data sheet.

Environment

Temperature (AT-ETM757)	Operating: 0 °C to +55 °C Storage: -40 °C to +70 °C
Humidity (AT-ETM758)	Operating: 15 to 95% Operating soak: 90% (24 h)
Safety standards	Installation category: EN ISO/IEC 17025, IEC 61010-1/EN61010-1, II Pollution degree: 2 Environmental rating: Standard

General characteristics

Memory	2 GB
Display	4-character LEDs display on the I/O module for status information
Status LED	16 per lane LEDs to indicate status of the individual lanes Two status LEDs to indicate module global status <ul style="list-style-type: none"> • Grey: system is not configured • Red: speed is not detected or system is not configured • Yellow: system configured to speed of 2.5 Gb/s • Green: system configured to speed of 5 Gb/s
Connectors	<ul style="list-style-type: none"> • Analyzer probe connector • Intermodule connector (used to connect to the logic analyzer via the N5319A P2L gateway with flags support) • Self test connector • REF clock out • 10 MHz clock out • Sync port for P2L support



Figure 5. N5306A analyzer

N5322A Extended Interface Module

Features and Specifications

System

The N5322A extended interface module should be used in conjunction with the N5306A analyzer I/O module for extended analysis capabilities.

Features

Status LED	<p>16 per lane LEDs to indicate status of the individual lanes</p> <p>Two status LEDs to indicate module global status.</p> <ul style="list-style-type: none"> • Grey: system is not configured • Red: speed is not detected or system is not configured • Yellow: system configured to speed of 2.5 Gb/s • Green: system configured to speed of 5 Gb/s
Connectors	<p>Analyzer probe connector</p> <p>Intermodule connector</p> <p>REF clock input</p>
Active state power management (ASPM) capabilities	Bit lock after L0s with typical 3 to 5 fast training sequences

Environment

Temperature (AT-ETM757)	<p>Operating: 0 °C to +55 °C</p> <p>Storage: -40 °C to +70 °C</p>
Humidity (AT-ETM758)	<p>Operating: 15 to 95%</p> <p>Operating soak: 90% (24 h)</p>
Safety standards	<p>Installation category: EN ISO/IEC 17025, IEC 61010-1/EN61010-1, II</p> <p>Pollution degree: 2</p> <p>Environmental rating: Standard</p>
Electrical characteristics	
Jitter tolerance	Eye width: 0.55 UI (minimum)




Figure 6. Extended interface module

N5309A: Exerciser, Protocol Test Card 2.0 and Compliance Tests

Compliance Testing


General	<ul style="list-style-type: none"> • Compliance tests run on existing N5309A exerciser hardware • PCI Express Gen 1 and Gen 2 both supported • Easy to use GUI <ul style="list-style-type: none"> – Integrated into N5309A exerciser GUI – Run single tests, or select multiple tests for sequential execution – Test tagging at start and end of every test. Allowing easy capture and analysis with Agilent’s protocol analyzer
Test support	<ul style="list-style-type: none"> • Two test packages available <ul style="list-style-type: none"> – E2969B PTC2 <ul style="list-style-type: none"> • Supports all 13 PCI-SIG mandatory test cases – N5309A-COM compliance assured test package with over 170 recommended tests <ul style="list-style-type: none"> • 70 transaction layer tests • 40 link layer test • 66 config space tests • 1 electrical test






Protocol test card 2.0 (PTCII)

- All 13 mandatory tests from the PCI-SIG
- Single click to run all tests
- Easy to understand pass/fail/warning status



Compliance package

- Over 170 additional tests
- Full test descriptions
- Summary and detailed test reports
- Easy to understand pass/fail/warning status



Exerciser

- Automated LTSSM testing
- Controllable packet generation, and error injection
- Performance testing
- Config space testing

Figure 7. Exerciser and Compliance Test: one hardware, multiple applications

N5309A: Exerciser, Protocol Test Card 2.0 and Compliance Tests

Exerciser Features

Physical layer	<ul style="list-style-type: none"> • Fully automated symbol encoding/decoding, generation, and validation of packet framing; ability to report framing errors to user • Scrambling can be turned on or off by user • Configurable, automatic link initialization and training: <ul style="list-style-type: none"> – Automatic Lane Polarity Detection (RX), separate for each lane – Programmable Lane Polarity Inversion (TX), separate for each lane – Automatic link width negotiation; link widths x1, x4, x8, x16 supported; user can configure which widths will be negotiated during link training – Programmable Tx Lane Reversal (Rx is automatic) – Programmable Lane Skew: (± 7 symbols, resolution: 1 symbol time) • Link Training and Status State Machine (LTSSM): Full support for states: detect, polling, configuration, recovery, L1, L0s, L0 • Programmable skip rate and number of SKPs per skip OS <p><i>Note concerning power management:</i> When exiting from L0s or L1 the exerciser's receiver may not be able to receive data until the second SKP ordered set. Packets might get lost, causing a retraining of the PCI Express link.</p>
Data link layer	<ul style="list-style-type: none"> • Fully implemented data link control and management state machine • Automatic flow control initialization; programmable credits and flow control update rate • Automated generation of data link layer packets (DLLPs): ACK/NAK, Init/Update-FC • Automatic generation and checking of LCRC and sequence numbers; allows the insertion of incorrect LCRCs into TLPs for testing purposes; automatic retry function management
Transaction layer	<ul style="list-style-type: none"> • User software can define arbitrary sequences of transactions • "Send single packet" for simple packet transmission one memory for block transactions per virtual channel • Conditional start on RX pattern matcher, external trigger in and completion status • Generation and receipt of packets at maximum bandwidth (stress testing); up link width x8 at 5 GT/s • Infinite loop • One completer queue defines the way completion packets are sent out (e.g. lengths, errors inserted, partitions, etc) <ul style="list-style-type: none"> – Completions can be split into individual packets • Up to 32 outstanding requests can be "pending" (256 in extended mode) (request without completion) • Decoders (6 BARS + Expansion ROM decoder) • Payload generation and reception from/into data memory



Figure 8. N5309A exerciser and LTSSM exerciser

N5309A: Exerciser, Protocol Test Card 2.0 and Compliance Tests

Exerciser Features

Packet generation	<ul style="list-style-type: none"> • Transmit modes <ul style="list-style-type: none"> – Send single packet – Block transfer – Import packet from captured analyzer trace • Sent single packet <ul style="list-style-type: none"> – Send any type of TLP, with control of all the fields – Create errors on the transmitted packet • Block transfer <ul style="list-style-type: none"> – Create large transfers (read or write), with configurable request size – Automatic data comparator to ensure no data corruption – Performance testing to ensure maximum data rates • Completion queues <ul style="list-style-type: none"> – Program any type of completion status
Error generation and analysis	<p>Error insertion capabilities on the physical layer, data link layer and transaction layer</p> <ul style="list-style-type: none"> • Physical layer: <ul style="list-style-type: none"> – Transmitter polarity inversion – Transmitter lane reversal – Determinant lane skew of up to 7 symbols – Link width and lane sequence negotiation emulating a x1, x4, x8, x16 device – Sending packets with incorrect “running disparity” – TX framing errors on TLPs • Data link layer: <ul style="list-style-type: none"> – Sending packets with incorrect LCRC – Systematically answers NAK instead of ACK, for retry buffer test – Wrong sequence numbers – Generate a free form DLLP with any bit changed • Transaction layer: <ul style="list-style-type: none"> – Arbitrary header field contents – Sending “nullified TLPs” – Sending “poisoned TLPs” – Advertised packet length (in TLP header) is different from actual packet length (by one word) – The transmitter ignores flow control credits – Completion loss/delay
Configuration space	<ul style="list-style-type: none"> • Can emulate the configuration of different types of PCI Express devices • Supports up to 6 base address registers and expansion ROM decoder • Full support for PCI Header type 0 configuration space • Supported capability structures: <ul style="list-style-type: none"> – PCI power management capability structure – MSI capability structure – PCI Express capability structure – Virtual Channel capability structure – Advanced error reporting structure
Display	<p>Explorer like tree structure to select test Display of test log in GUI Feedback of state transitions performed Timestamp in [ns] for all states Link status indications Link width x1, x4, x8, x16</p>
Debug support	<p>External trigger on exit from L0 Log file output of LTSSM exerciser state transitions and timestamps Automatic flow control initialization with infinite credits</p>
Supported states	<p>Detect Polling Configuration L0, L0s, L1 Recovery</p>
Easy software upgrade	<p>Ability to upgrade from PTC II license to Compliance Assured Test Package licence to full exerciser and LTSSM software licence</p>

N5309A: Exerciser, Protocol Test Card 2.0 and Compliance Tests Specifications

System requirements

The N5309A is a standalone PCIe card that can be used for the PTCII, compliance assured test package and exerciser application. The software application that controls the N5309A card runs on a PC controller connected via a USB 2.0 link. For more details regarding the PC controller, see related products section of the data sheet.

Environment

Temperature (AT-ETM757)	Operating: 0 °C to +55 °C Storage: -40 °C to +70 °C
Humidity (AT-ETM758)	Operating: 15 to 95% Operating soak: 90% (24 h)
Safety standards	Installation category: EN ISO/IEC 17025, IEC 61010-1/EN61010-1, II Pollution degree: 2 Environmental rating: Standard

General characteristics

Power requirements	100-240 Vac 130-160 VA 1.5 A maximum 47 to 63 Hz
Form factor	PCI Express standard height, half size card Length: 168 mm (6.6 inch) Height: 111 mm (4.37 inch) Component height on top side including heat sink: 19 mm (0.75 inch)
Connectors	Front bracket: <ul style="list-style-type: none"> • USB type B • Vin 18 V DC, 3.5 A • PCIe analysis output, proprietary Top connector: <ul style="list-style-type: none"> • PCIe, connector x16, only x1 lane connection Bottom connector: <ul style="list-style-type: none"> • PCIe, x1, x4, x8 or x16 (version dependent) Trigger in/out: <ul style="list-style-type: none"> • LVCMOS 2.5 V, see user guide • Vin maximum 3.0 V Power in: <ul style="list-style-type: none"> • ATX power connector to supply the top connector
SSC	Support for SSC
Data memory	160 kB

N5309A: Exerciser, Protocol Test Card 2.0 and Compliance Tests Specifications

Electrical characteristics	
Data in	Input levels <ul style="list-style-type: none"> • Minimum: 100 mV • Maximum: 1.2 V Jitter tolerance <ul style="list-style-type: none"> • Compliant to PCIe Specification 2.0 Rev 0.9 Frequency <ul style="list-style-type: none"> • Minimum: 2.5 GHz $-300 \text{ ppm} \cdot \text{UI}$ 5 GHz -300 ppm • Maximum: 2.5 GHz $+300 \text{ ppm}$; 5 GHz $+300 \text{ ppm}$ SSC support <ul style="list-style-type: none"> • None
Data out	Output level <ul style="list-style-type: none"> • Minimum: 800 mV (full swing) • Typical: 1000 mV • Maximum: 1.2 V De-emphasis 3.5 dB <ul style="list-style-type: none"> • Typical: 3.5 dB De-emphasis 6 dB <ul style="list-style-type: none"> • Typical: 6.0 dB UI interval <ul style="list-style-type: none"> • Minimum: $-300 \text{ ppm} \cdot \text{UI}$ • Maximum: $+300 \text{ ppm} \cdot \text{UI}$ Total jitter <ul style="list-style-type: none"> • Typical: 0.3 UI Electrical idle <ul style="list-style-type: none"> • Typical: 20 mV
External clock in	Level <ul style="list-style-type: none"> • Minimum: 800 mVdiff • Maximum: 1200 mVdiff AC coupled Frequency: 100 MHz
Reference clock in	Compliant to PCIe Specification 2.0

N5323A Jammer

Features

General features

- Ability to configure the physical layer characteristics of the device, including skew, lane polarity, and lane ordering
- Protocol checker included, ability to flag any protocol violations during test
- Statistics tables and graphs, to show when errors were inserted during test
- External trigger In/Out, with the ability to trigger the analyzer and vice versa

Jamming options

Jamming actions can occur on the physical layer, data link layer and also transaction layer. The list of actions that the jammer can perform are:

Physical layer	<ul style="list-style-type: none">• Disparity error on symbols, lanes or packets• Drop STP/END characters• Link retrain / recovery
Data link layer	<ul style="list-style-type: none">• Drop specified DLLP• Insert arbitrary DLLP• Corrupt CRC values• NAK incoming TLP• Offset sequence number
Transaction layer	<ul style="list-style-type: none">• Delay TLP• Drop/Insert TLP• Replace TLP payload• Modify TLP header

Automation test

The jammer similar to other PCI Express products from Agilent provides a complete API that allows all aspects of the jammer to be automated. This is key for implementing a regression test environment. In addition, to help you get started, there is a suite of pre-defined test cases available.

- TCL API with full online documentation
- Five example test scenarios scripts, part of the QuickTest framework
- Additional 25 test scripts available for purchase, part of the QuickTest framework




Figure 9. Jammer inserted between motherboard and add-in card

N5323A Jammer

Specifications

System requirements

The N5323A is a standalone PCI Express card form factor. The software application that controls the N5323A card runs on a PC controller connected via a USB 2.0 link.

Environment

Temperature (AT-ETM757)	Operating: 0 °C to +55 °C Storage: -40 °C to +70 °C
Humidity (AT-ETM758)	Operating: 15 to 95% Operating soak: 90% (24 h)
Safety standards	Installation category: EN ISO/IEC 17025, IEC 61010-1/EN61010-1, II Pollution degree: 2 Environmental rating: Standard

General characteristics

Power requirements	100-240 Vac 130-160 VA 1.5 A maximum 47 to 63 Hz				
Form factor	PCI Express half size card Length: 168 mm (6.6 inch) Height: 181 mm (7.1 inch) Component height on top side including heat sink: 19 mm (0.75 inch)				
Connectors	<u>Front bracket</u> • USB type B • Vin 18 V DC, 3.5 A • PCIe analysis output, proprietary	<u>Top connector</u> • PCIe, connector x16, maximum x8 lane connection	<u>Bottom connector</u> • PCIe x1, x4 or x8 (version dependent)	<u>Trigger in/out</u> • LVCMOS 3.3 V, see user guide • Vin maximum 4.6 V	<u>Power in</u> • ATX power connector to supply the top connector
SSC	Supported				
Data memory	128 kB				

Electrical characteristics

Data in	<u>Input levels</u> • Minimum: 100 mV • Maximum: 1.2 V	<u>Jitter tolerance</u> • Compliant to PCIe Specification 2.0 Rev 0.9	<u>Frequency</u> • Minimum: 2.5 GHz ±300 ppm 5 GHz ±300 ppm • Maximum: 2.5 GHz +300 ppm; 5 GHz +300 ppm	<u>SSC support</u> • None
Data out	<u>Output level</u> • Minimum: 800 mV (full swing) • Typical: 1000 mV • Maximum: 1.2 V	<u>De-emphasis 3.5 dB</u> • Typical: 3.5 dB	<u>De-emphasis 6 dB</u> • Typical: 6.0 dB	
	<u>UI interval</u> • Minimum: -300 ppm*UI • Maximum: +300 ppm*UI	<u>Total jitter</u> • Typical: 0.3 UI	<u>Electrical idle</u> • Typical: 20 mV	
External clock in	Minimum level: 800 mVdiff Maximum level: 1200 mVdiff AC coupled Frequency: 100 MHz			
Reference clock in	Compliant to PCIe Specification 2.0			

N4241A/2A/3A Full Size Mid-bus Probe

Features

The Agilent mid-bus 2.0 Series of probes using soft touch technology, are specially designed to provide support for up to 16-channel probing and give insight to the system without influencing it.

- | | |
|---------|--|
| General | <ul style="list-style-type: none">• 3 types of mid-bus probes; straight (N4241A), swizzled x16 (N4242A), split x4 (N4243A)• Mid-bus interposers available for all link width and link types• 5 ft cable length for flexible setup between analyzer and test system |
|---------|--|



Figure 10. N4241A/2A/3A mid-bus probe



Figure 11. Mid-bus probe head



Figure 12. Mid-bus interposer

N4241A/2A/3A Mid-bus Probe

Specifications

See mid-bus probe manual for a more detailed description.

Environment	
Temperature (AT-ETM757)	Operating: 0 °C to +40 °C Storage: -40 °C to +70 °C
Humidity (AT-ETM758)	Operating: 15 to 95% Operating soak: 90% (24 h)
Safety standards	Installation category: EN ISO/IEC 17025, IEC 61010-1/EN61010-1, II Pollution degree: 2 Environmental rating: Standard
Airflow	140 linear feet per minute for a single probe with no heat source within 1 inch distance 200 linear feet per minute for 2 probes placed side to side with minimum spacing
General characteristics	
Probe tip	Width : 3.6 cm (1.40 inch) Depth : 1.5 cm (0.60 inch) Height : 6.7 cm (2.62 inch) Weight: 0.75 kg (1.65 lbs)
Probe cable	Length : 1.5 m (59.06 inch) Weight : 0.75 kg (1.65 lbs)
Electrical characteristics	
Absolute maximum ratings	Amplitude data signal: 2 V _{ppdiff} Amplitude ref. CLK: 5 V _{ppdiff}
Jitter tolerance	Eye width: 0.6 UI (minimum) Trace length transmitter: 9 inch (maximum for worst case scenario)
Capacitive loading	150 fF
Data signals	Frequency <ul style="list-style-type: none"> • Minimum: 2.5 GHz -300 ppm 5 GHz -300 ppm • Maximum: 2.5 GHz +300 ppm 5 GHz +300 ppm Eye opening minimum: 60 mV (eye width of 0.6 UI) Maximum input amplitude: 1600 mV _{ppdiff} (eye width of 0.85 UI)
Ref. CLK*	Amplitude <ul style="list-style-type: none"> • Minimum: 800 mV_{ppdiff} • Maximum: 2000 mV_{ppdiff} DC offset <ul style="list-style-type: none"> • Minimum: 0 mV • Maximum: 500 mV Frequency <ul style="list-style-type: none"> • Minimum: 100 MHz -300 ppm • Maximum: 100 MHz +300 ppm SSC <ul style="list-style-type: none"> • Minimum: -0.5% • Maximum: 0%

N5328A Half Size Mid-bus Probe

Features

The half size mid-bus probe 2.0 supports upto 8 channels (x4 bi-directional), and is especially designed for mobile or embedded applications where space is constrained. With a smaller footprint, this probe allows for easier routing and board layout compared to the full size mid-bus probe.




Figure 13. N5328A half size mid-bus probe



Figure 14. Half size mid-bus probe head

N5328A Half Size Mid-bus Probe

Specifications

See probe manual for a more detailed description.

Environment	
Temperature (AT-ETM757)	Operating: 0 °C to +40 °C Storage: -40 °C to +70 °C
Humidity (AT-ETM758)	Operating: 15 to 95% Operating soak: 90% (24 h)
Safety standards	Installation category: EN ISO/IEC 17025, IEC 61010-1/EN61010-1, II Pollution degree: 2 Environmental rating: Standard
Airflow	140 linear feet per minute for a single probe with no heat source within 1 inch distance 200 linear feet per minute for 2 probes placed side to side with minimum spacing
General characteristics	
Probe tip	Width : 2.3 cm (0.91 inch) Depth : 1.5 cm (0.60 inch) Height : 6.4 cm (2.53 inch)
Probe cable	Length : 1.5 m (59.06 inch) Weight : 0.75 kg (1.65 lbs)
Electrical characteristics	
Absolute maximum ratings	Amplitude data signal: 2 V _{ppdiff} Amplitude ref. CLK: 5 V _{ppdiff}
Jitter tolerance	Eye width: 0.6 UI (minimum) Trace length transmitter: 9 inch (maximum for worst case scenario)
Capacitive loading	150 fF
Data signals	Frequency <ul style="list-style-type: none"> • Minimum: 2.5 GHz -300 ppm 5 GHz -300 ppm • Maximum: 2.5 GHz +300 ppm 5 GHz +300 ppm Eye opening minimum: 60 mV (eye width of 0.6 UI) Maximum input amplitude: 1600 mV _{ppdiff} (eye width of 0.85 UI)
Ref. CLK*	Amplitude <ul style="list-style-type: none"> • Minimum: 800 mV_{ppdiff} • Maximum: 2000 mV_{ppdiff} DC offset <ul style="list-style-type: none"> • Minimum: 0 mV • Maximum: 500 mV Frequency <ul style="list-style-type: none"> • Minimum: 100 MHz -300 ppm • Maximum: 100 MHz +300 ppm SSC <ul style="list-style-type: none"> • Minimum: -0.5% • Maximum: 0%

N4241F Flying Lead Probe

Features

The Agilent flying lead probe 2.0 is designed to expose hard-to-reach signals for mobile and embedded systems, allowing access to the PCIe link at 5 Gb/s speeds without a designed-in connector.

General	<ul style="list-style-type: none">• Each probe can monitor upto a x8 PCI Express link, and two probes can be combined for x16 links• 5 ft cable length for flexible setup between analyzer and test system
Probe tip	<ul style="list-style-type: none">• Socketed probe tip allows easy and reliable connection to resistors• Amplification done outside of probe tip to ensure minimum size, and minimize thermal concerns

N4241F Flying Lead Probe

Specifications

See flying lead probe manual for a more detailed description.

Environment

Temperature (AT-ETM757)	Operating: 0 °C to +40 °C Storage: -40 °C to +70 °C
Humidity (AT-ETM758)	Operating: 15 to 95% Operating soak: 90% (24 h)
Safety standards	Installation category: EN ISO/IEC 17025, IEC 61010-1/EN61010-1, II Pollution degree: 2 Environmental rating: Standard
Airflow	140 linear feet per minute for a single probe with no heat source within 1 inch distance 200 linear feet per minute for 2 probes placed side to side with minimum spacing



Figure 15. Flying lead probe

N4241F Flying Lead Probe

Specifications

General characteristics	
Probe cable	Length: 1.5 m (59.06 inch) Weight : 0.75 kg (1.65 lbs)
Probe tip characteristics	Socketed differential tip Dimensions <ul style="list-style-type: none"> • Flying leads length: 15 cm (5.91 inch) • Tip width: 4.71 mm • Tip length : 3.33 mm
Electrical characteristics	
Absolute maximum ratings	Amplitude data signal: 2 V _{ppdiff} Amplitude ref. CLK: 5 V _{ppdiff}
Jitter tolerance	Eye width: 0.65 UI (minimum) Trace length transmitter: 9 inch (maximum for worst case scenario)
Capacitive loading	200 fF
Data signals <i>Note: These measurements are only valid when using Agilent-supplied resistors (E5381-82101).</i>	Frequency <ul style="list-style-type: none"> • Minimum: 2.5 GHz -300 ppm 5 GHz -300 ppm • Maximum: 2.5 GHz +300 ppm 5 GHz +300 ppm Eye opening minimum: 75 mV (eye width of 0.65 UI) Maximum input amplitude: 1600 mV _{ppdiff} (eye width of 0.85 UI)
Ref. CLK	Amplitude <ul style="list-style-type: none"> • Minimum: 800 mV_{ppdiff} • Maximum: 2000 mV_{ppdiff} DC offset <ul style="list-style-type: none"> • Minimum: 0 mV • Maximum: 500 mV Frequency <ul style="list-style-type: none"> • Minimum: 100 MHz -300 ppm • Maximum: 100 MHz +300 ppm SSC <ul style="list-style-type: none"> • Minimum: -0.5% • Maximum: 0%

N5315A Slot Interposer Probe

Features

Interposer

- Analog repeating slot interposer
 - Physical link width x1 x4 x8 x16
 - Electrical Idle conditions are propagated by the slot interposer
 - Mechanical stabilization for the device under test
 - Cable holders to prevent them from laying on top of DUT or backplane
 - Mechanical Stabilization with backplane to ensure firm PCIe slot connection
 - Power management capabilities (15-35 FTS)
-




Figure 16. N5315A slot interposer probe

N5315A Slot Interposer

Specifications

Environment	
Temperature (AT-ETM757)	Operating: 0 °C to +55 °C Storage: 40 °C to +70 °C
Humidity (AT-ETM758)	Operating: 15 to 95% Operating soak: 90% (24 h)
Safety standards	Installation category: EN ISO/IEC 17025, IEC 61010-1/EN61010-1, II Pollution degree: 2 Environmental rating: Standard
General characteristics	
Display	4-character LED display status
LED	Two status LEDs
Power requirements	100-240 Vac 130-160 VA 1.5 A maximum 47 to 63 Hz
Form factor	Length: 195.8 mm (7.71 inch) Height: 169.5 mm (6.67 inch)
Probe cable length	1.0 m (39.37 inch)
Connector	Front bracket: Vin 18 V DC, 3 A Top connector: PCIe, connector x16 Bottom connector: PCIe, x1, x4, x8 or x16 (version dependent)
Electrical characteristics	
Absolute maximum ratings	Amplitude data signal: 2 V ppdiff Amplitude ref. CLK: 5 V ppdiff
Jitter tolerance	Eye width: 0.6 UI (minimum) Trace length transmitter: 9 inch (maximum for worst case scenario)
DUT path	Added jitter: below 0.1U Output voltage level: 100 to 110% of the input signal Delay: 1200 psec Lane-to-lane skew: below 30 psec
External clock level	Minimum: 800 mV diff Maximum: 2000 mV diff AC coupled frequency: 100 MHz

N5316A Passive Backplane

Features

General	Provides power and clock to DUT Test fixture for add-in card testing with exerciser
Power	<ul style="list-style-type: none"> • Separate power on/off for fast reset in tests • Power reset • AUX (stand by) power for add-in card available if required • Per bus power switch
Link width	All link widths are supported
Clocks	Clock generation with/without SSC Input for external clock Clock output (e.g. for scope measurements) Supports different mid-bus probes N4241A/2A/3A Reset/power button
Connectors	Bus 1 <ul style="list-style-type: none"> • One pair of x16 PCIe connectors • Two x8 mid-bus probe retention modules with bidirectional footprint supporting N4242A (x16), N4241A (x1, x4, x8), N4243A (dual x4) Bus 2 <ul style="list-style-type: none"> • One x16 PCIe connector with loop back Bus 3 <ul style="list-style-type: none"> • One pair of x16 PCIe connectors • Two x8 mid-bus probe retention modules with unidirectional footprint supporting two N4241A (x1, x4, x8, x16)



Figure 17. Passive backplane

N5316A Passive Backplane

Specifications

Environment	
Temperature (AT-ETM757)	Operating: 0 °C to +55 °C Storage: -40 °C to +70 °C
Humidity (AT-ETM758)	Operating: 15 to 95%
Safety standards	Installation category: EN ISO/IEC 17025, IEC 61010-1/EN61010-1, II Pollution degree: 2 Environmental rating: Standard
General characteristics	
Power requirements	100-240 Vac 10/6A 47 to 63 Hz
Connectors	5x PCI Express x16 physical connector Five mid-bus probe retainers to hold N4241A/2A/3A mid-bus probes DUT power connector
Dimensions	Length: 30.5 cm Width: 24.5 cm Height: 13.5 cm excluding rear cover Weight: approximately 5 kg
Electrical characteristics	
Slot supply voltages	Maximum power rating <ul style="list-style-type: none">+12 V/5.5 A per PCI slot+3.3 V/3.0 A per PCI slot
Connectors	Power out connector Disk drive power connector <ul style="list-style-type: none">12 V 5.5 A maximum5 V 3 A maximum
Clocks	SMA external clock input <ul style="list-style-type: none">800 mVpp AC coupled onboard SMA clock output <ul style="list-style-type: none">Terminate into 50 OhmLevel: typically 800 mVpp Reference clock at PCI connectors <ul style="list-style-type: none">According PCI Express Specification 2.0 Rev 0.9Frequency 100 MHz \pm 300 ppm SSC supported <ul style="list-style-type: none">30 KHz triangle waveform is used with 0.5% down-spread

N5313A P2L Gateway Cable Specifications

General	<ul style="list-style-type: none"> • Make the Agilent logic analyzer and E2960B PCI Express protocol analyzer one complete tool • Full view of interaction between busses monitored by the logic analyzer and the PCI Express bus
GUI	<ul style="list-style-type: none"> • Time correlated views between the logic analyzer and protocol analyzer • Shared markers between both instruments
Triggering	<ul style="list-style-type: none"> • Cross triggering between the logic analyzer and protocol analyzer
Connectors	<ul style="list-style-type: none"> • Connects to the PCI Express module • 3 BNC connects to the 16900 logic analyzer module




Figure 18. PCI Express to logic correlated system



Figure 19. N5313 P2L gateway cable



Figure 20. P2L system viewing

N5319A P2L Gateway Cable with Flag Support Specifications

General	<ul style="list-style-type: none"> • Make the Agilent logic analyzer and E2960B PCI Express protocol analyzer one complete tool • Full view of interaction between busses monitored by the logic analyzer and the PCI Express bus
GUI	<ul style="list-style-type: none"> • Time correlated views between the logic analyzer and protocol analyzer • Shared markers between both instruments
Triggering	<ul style="list-style-type: none"> • Cross triggering between the logic analyzer and protocol analyzer • Ping pong triggering between logic analyzer and protocol analyzer through flag support. Four flags supported
Connectors	<ul style="list-style-type: none"> • Connects to the PCI Express protocol analyzer • Connects to the 16900 logic analyzer module




Figure 21. PCI Express



Figure 22. N5319A P2L gateway cable with flag support



Figure 23. P2L system viewing

Related Products

N5540A (2 Slot) or N5541A (4 Slot) Chassis

Environment	
Temperature (AT-ETM757)	Operating: 0 °C to +55 °C Storage: -40 °C to +70 °C
Humidity (AT-ETM758)	Operating: 15 to 95% Operating soak: 90% (24 h)
Safety standards	Installation category: EN ISO/IEC 17025, IEC 61010-1/EN61010-1, II Pollution degree: 2 Environmental rating: Standard

General characteristics	
Power requirements	100-120 Vac 200-250 Vac 550 VA maximum 47 to 63 Hz

Physical characteristics	
2-slot chassis	Width: 30 cm (11.81 in) Depth: 49.0 cm (19.29 in) Height: 11 cm (4.33 in) Weight (empty): 5.1 kg (112 lbs)
4-slot chassis	Width: 45.4 cm (17.87 in); mounts in EIA-standard 48.3 cm (19 in) rack Depth: 49.0 cm (19.29 in) Height: 2U - 8.89 cm (3.5 in) Weight (empty): 5.1 kg (112 lbs)

Connectors	
MDI	RJ-45; 100 Mb/s ethernet (to PC controller)
MDI-X	RJ-45; 100 Mb/s ethernet (to next chassis)
AT hard drive power	Connector on probe board (uses 12 V only)
External trigger in	Female BNC; trigger input from external device
External trigger out	Female BNC; trigger output from external device

Related Products

Controller PC (N5543D)

Minimum system requirements

A controller PC is required to control either the analyzer or the exerciser module. The controller can be purchased from Agilent N5543D, or it can be replaced with a unit of similar specifications.

Hardware	Pentium® processor 2.4 GHz or equivalent 1 GB available RAM 8 x CD-ROM driver or higher (optional) VGA resolution 1024 x 768 (or better) Second 100Mb/s LAN port, or USB to LAN dongle for N2X chassis connection USB 2.0 for exerciser and N2X chassis (USB based)
Operating system	Windows 2000 Professional, SP4 Windows XP Professional, SP2 Windows 2003 Server, SP1

Related Agilent Literature

Publication title	Pub number
<i>The Agilent Test Portfolio for PCI Express 2.0 Brochure</i>	5989-5594EN
<i>Agilent E2960B Series for PCI Express 2.0 x1 through x16 Gen 2 Ready Program Photo card</i>	5989-6395EN
<i>Agilent E2969B Protocol Test Card for PCI Express 2.0 Photo card</i>	5989-7594EN
<i>Agilent E2969A Protocol Test Card for PCI Express Photo card</i>	5989-9520EN
<i>Agilent PCI Express Jammer Brochure</i>	5990-3222EN
<i>PCI Express Probes for Agilent E2960B PCI Express Analysis Systems Brochure</i>	5990-4123EN

Ordering Information

Protocol Analyzer

Hardware	Description
N5306A	Analyzer module for PCIe 5 Gb/s
N5322A	Extended interface module for PCIe 5 Gb/s

Software	Description	
Gen2 analyzer software	N5306A-A01	Analyzer SW license x1 for PCIe 5 Gb/s
	N5306A-A04	Analyzer SW license x4 for PCIe 5 Gb/s
	N5306A-A08	Analyzer SW license x8 for PCIe 5 Gb/s
	N5306A-A16	Analyzer SW license x16 for PCIe 5 Gb/s
Gen2 Ready analyzer software	N5306A-G01	Gen2 Ready analyzer SW license x1 for PCIe 2.5 Gb/s
	N5306A-G04	Gen2 Ready analyzer SW license x4 for PCIe 2.5 Gb/s
	N5306A-G08	Gen2 Ready analyzer SW license x8 for PCIe 2.5 Gb/s
	N5306A-G16	Gen2 Ready analyzer SW license x16 for PCIe 2.5 Gb/s

Probes	Description	
Gen2 probes	N4241A	Mid-bus probe 2.0 bi-directional x8 for PCIe 5 Gb/s
	N4242A	Mid-bus probe 2.0 swizzled x16 for PCIe 5 Gb/s
	N4243A	Mid-bus probe 2.0 kit split x4 for PCIe 5 Gb/s
	N4241F	Flying lead set 2.0 Bi-directional x8 for PCIe 5 Gb/s
	N5315A-A01	Slot interposer for PCIe 5 Gb/s link width x1
	N5315A-A04	Slot interposer for PCIe 5 Gb/s link width x4
	N5315A-A08	Slot interposer for PCIe 5 Gb/s link width x8
	N5315A-A16	Slot interposer for PCIe 5 Gb/s link width x16
Gen1 probes	E2960B-MEC	Express card adapter for PCIe 2.5 Gb/s for N4241A
	E2945A	PCI Express x1 passive probe board
	E2946A	PCI Express x4 passive probe board
	E2947A	PCI Express x8 passive probe board
	E2941B	EXCH AVAIL soft touch mid-bus probe for PCI-Express
	N4221A	Mid-bus probe 1.0 bi-directional x8 for PCIe 2.5 Gb/s
	N4221F	Flying lead set 1.0 bi-directional x8 for PCIe 2.5 Gb/s
	N4228A	½ sized compression cable set for PCI Express 2.5 Gb/s
	N5317A	PCIe probe connection cable (connect Gen1 probes to Gen2 systems)

Accessories	Description	
	N5540A	N2X 2-slot portable chassis
	N5541A	N2X 4-slot chassis
	N5543D	N2X controller PC
	E2960B-LAN	USB to LAN adapter for chassis to controller connectivity
	E2960B-RET-05	Retention modules for mid-bus probe 2.0 - 5 pcs
	E2960B-RET-50	Retention modules for mid-bus probe 2.0 - 50 pcs
Logic analyzer to protocol analyzer correlation accessories	N5313A	P2L gateway cable to connect 16900A to E2960B analyzer
	N5319A	P2L gateway cable with flags to connect 16900A to E2960B analyzer

Ordering Information

Exerciser

Hardware		Description
	N5309A-E01	Half size exerciser and LTSSM module x1 for PCIe 5 Gb/s
	N5309A-E04	Half size exerciser and LTSSM module x4 for PCIe 5 Gb/s
	N5309A-E08	Half size exerciser and LTSSM module x8 for PCIe 5 Gb/s
	N5309A-E16	Half size exerciser and LTSSM module x16 for PCIe 5 Gb/s

Software		Description
Gen2 exerciser software	N5309A-EX2	Exerciser SW license: exerciser and LTSSM at 5 Gb/s
Gen2 Ready exerciser software	N5309A-EX1	Gen2 Ready exerciser SW license: exerciser and LTSSM at 2.5 Gb/s
Compliance tests	N5309A-PTC	Exerciser SW license: protocol test cards software (included with exerciser purchase)
	N5309A-COM	Exerciser SW license: compliance assured test package (over 170 pre-defined tests)

Accessories		Description
	N5543D	N2X controller PC
	N5316A	Test backplane for PCIe2

Protocol Test Cards		Description
PTC1	E2969A	Protocol test card for PCI Express Gen 1 (includes software and hardware)
PTC2	E2969B	Protocol test card for PCI Express Gen 2 (includes software and hardware)

Jammer

Hardware		Description
	N5323A-J01	Jammer module x1 for PCIe 5Gb/s
	N5323A-J04	Jammer module x4 for PCIe 5Gb/s
	N5323A-J08	Jammer module x8 for PCIe 5Gb/s

Software		Description
	N5323A-JM1	Gen2 Ready Jammer SW license: Jammer at 2.5 Gb/s
	N5323A-JM2	Jammer SW license: Jammer at 5Gb/s
	N5323A-SCR	Jammer SW license: Jammer scripts

Accessories		Description
	N5543D	N2X controller PC



Agilent Email Updates

www.agilent.com/find/emailupdates
Get the latest information on the products and applications you select.



Agilent Direct

www.agilent.com/find/agilentdirect
Quickly choose and use your test equipment solutions with confidence.

Product Web Site

For the most up-to-date and complete application and product information, please visit our product Web site at:

www.agilent.com/find/pcie

PCI Express and PCIe are registered trademarks of PCI-SIG.

Windows is a U.S. registered trademark of Microsoft Corporation.

Pentium is a U.S. registered trademark of Intel Corporation.

Remove all doubt

Our repair and calibration services will get your equipment back to you, performing like new, when promised. You will get full value out of your Agilent equipment throughout its lifetime. Your equipment will be serviced by Agilent-trained technicians using the latest factory calibration procedures, automated repair diagnostics and genuine parts. You will always have the utmost confidence in your measurements. For information regarding self maintenance of this product, please contact your Agilent office.

Agilent offers a wide range of additional expert test and measurement services for your equipment, including initial start-up assistance, onsite education and training, as well as design, system integration, and project management.

For more information on repair and calibration services, go to:

www.agilent.com/find/removealldoubt

Product specifications and descriptions in this document subject to change without notice.

For more information on Agilent Technologies' products, applications or services, please contact your local Agilent office. The complete list is available at:

www.agilent.com/find/contactus

Americas

Canada	(877) 894-4414
Latin America	305 269 7500
United States	(800) 829-4444

Asia Pacific

Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 112 929
Japan	0120 (421) 345
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Thailand	1 800 226 008

Europe & Middle East

Austria	01 36027 71571
Belgium	32 (0) 2 404 93 40
Denmark	45 70 13 15 15
Finland	358 (0) 10 855 2100
France	0825 010 700*
	*0.125 €/minute
Germany	07031 464 6333
Ireland	1890 924 204
Israel	972-3-9288-504/544
Italy	39 02 92 60 8484
Netherlands	31 (0) 20 547 2111
Spain	34 (91) 631 3300
Sweden	0200-88 22 55
Switzerland	0800 80 53 53
United Kingdom	44 (0) 118 9276201

Other European Countries:

www.agilent.com/find/contactus

Revised: October 6, 2008

© Agilent Technologies, Inc. 2009
Printed in USA, June 3, 2009
5989-5660EN



Agilent Technologies